

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
22 September 2005 (22.09.2005)

PCT

(10) International Publication Number
WO 2005/088743 A1

(51) International Patent Classification⁷: **H01L 33/00**

(21) International Application Number:
PCT/SG2005/000061

(22) International Filing Date: 1 March 2005 (01.03.2005)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
200401424-7 15 March 2004 (15.03.2004) SG

(71) Applicant (for all designated States except US): **TINGGI TECHNOLOGIES PRIVATE LIMITED** [SG/SG]; 83 Science Park Drive, #03-01/02 The Curie, Science Park I, Singapore 118258 (SG).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **YUAN, Shu** [AU/SG]; 8 Jalan Pakis, Singapore 678598 (SG). **KANG, Xuejun** [CN/SG]; Block 509, #11-277 West Coast Drive, Singapore 120509 (SG).

(74) Agent: **ALBAN TAY MAHTANI & DE SILVA**; 39 Robinson Road, #07-01 Robinson Point, Singapore 068911 (SG).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declaration under Rule 4.17:


— of inventorship (Rule 4.17(iv)) for US only

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: FABRICATION OF SEMICONDUCTOR DEVICES



(57) Abstract: A method for fabrication of a semiconductor device, the semiconductor device having a plurality of epitaxial layers on a substrate. The plurality of epitaxial layers include an active region in which light is able to be generated. The method comprises applying at least one first ohmic contact layer to a front surface of the epitaxial layer, the first ohmic contact layer also acting as a reflector. The substrate is then removed from a rear surface of the

epitaxial layers. The rear surface is then textured.

Fabrication of Semiconductor Devices

Field of the Invention

5 The present invention relates to the fabrication of semiconductor devices and refers particularly, though not exclusively, to the fabrication of semiconductor light emitting diodes (LEDs) with surface texturing for improved light output.

Definitions

10

Throughout this specification optoelectronic device includes light emitting diodes ("LEDs") and laser diodes.

15 Throughout this specification reference to GaN devices such as, for example, GaN LEDs, is to be taken as including a reference to all semiconductor devices made of GaN-related materials, including, but not limited to, GaN, AlGaIn, InGaIn, and so forth.

Background to the Invention

20

The majority of current semiconductor devices are made from semiconductor materials based on silicon (Si), gallium arsenide (GaAs), and indium phosphide (InP). Compared to such electronic and optoelectronic devices, GaN devices have many advantages. The major intrinsic advantages that GaN has are summarised

25 in Table 1:

Semi-conductor	Mobility μ (cm ² /Vs)	Band Gap (eV)/ wavelength (nm)	BFOM (power transistor merit)	Maximum Temperature (C)
Si	1300	1.1/1127	1.0	300
GaAs	5000	1.4/886	9.6	300
GaN	1500	3.4/360	24.6	700

BFOM: Baliga's figure of merit for power transistor performance
A shorter wavelength corresponds to a higher DVD/CD capacity.

Table 1

From Table 1, it can be seen that GaN has the highest band gap (3.4 eV) among the given semiconductors. Thus, it is called a wide band gap semiconductor. Consequently, electronic devices made of GaN operate at much higher power than
5 Si and GaAs and InP devices. Green, blue, and ultraviolet (UV) and white light emitting diodes (LEDs) can be made from GaN wafers.

For semiconductor lasers, GaN lasers have a relatively short wavelength. If such lasers are used for optical data storage, the shorter wavelength may lead to a
10 higher capacity. GaAs lasers are used for the manufacture of CD-ROMs with a capacity of about 670 MB/disk. AlGaInP lasers (also based on GaAs) are used for the latest DVD players with a capacity of about 4.7 GB/disk. GaN lasers in the next-generation DVD players may have a capacity of 26 GB/disk.

15 GaN devices are made from GaN wafers that are typically multiple GaN-related epitaxial layers deposited on a sapphire substrate. The sapphire substrate is usually two inches in diameter and acts as the growth template for the epitaxial layers. Due to lattice mismatch between GaN-related materials (epitaxial films) and sapphire, defects are generated in the epitaxial layers. Such defects cause
20 serious problems for GaN lasers and transistors and, to a lesser extent, for GaN LEDs.

There are two major methods of growing epitaxial wafers: molecular beam epitaxy (MBE), and metal organic chemical vapour deposition (MOCVD). Both are widely
25 used.

Conventional LED fabrication processes usually include the major steps: photolithography, etching, dielectric film deposition, metallization, bond pad formation, wafer inspection/testing, wafer thinning, wafer dicing, chip bonding to
30 packages, wire bonding and reliability testing.

Once the processes for making LEDs are completed at the full wafer scale, it is then necessary to break the wafer into individual LED chips or dice. For GaN wafers grown on sapphire substrates, this "dicing" operation is a major problem as
35 sapphire is very hard. The sapphire first has to be thinned uniformly from about 400 microns to about 100 microns. The thinned wafer is then diced by diamond scribe, sawed by a diamond saw or by laser grooving, followed by scribing with diamond scribes. Scribing of the sapphire may be by use of an ultra violet ("UV") laser, but care must be taken to ensure the laser does not damage the GaN

device. Such processes limit throughput, cause yield problems and consume expensive diamond scribes/saws.

Known LED chips grown on sapphire substrates require two wire bonds on top of the chip. This is necessary because sapphire is an electrical insulator and current conduction through the 100-micron thickness is not possible. Since each wire bond pad takes about 10-15% of the wafer area, the second wire bond reduces the number of chips per wafer by about 10-15% as compared to single-wire bond LEDs grown on conducting substrates. Almost all non-GaN LEDs are grown on conducting substrates and use one wire bond. For packaging companies, two wire bonding reduces packaging yield, requires modification of one-wire bonding processes, reduces the useful area of the chip, and complicates the wire bonding process.

Sapphire is not a good thermal conductor. For example, its thermal conductivity at 300K (room temperature) is 40W/Km. This is much smaller than copper's thermal conductivity of 380 W/Km. If the LED chip is bonded to its package at the sapphire interface, the heat generated in the active region of the device must flow through 3 to 4 microns of GaN and 100 microns of sapphire to reach the package/heat sink. For GaN LEDs on sapphire, the active region where light is generated is about 3 to 4 micron from the sapphire substrate. As a consequence, the chip will run hot affecting both performance and reliability.

In general, the external quantum efficiency of GaN LEDs is less than the internal quantum efficiency. If no special treatment is carried out on the chip to extract more light, the external quantum efficiency is a few percent, while the internal quantum efficiency can be as high as 99% (I. Schnitzer and E. Yablonovitch, C. Caneau, T. J. Gmitter, and A. Schere, Applied Physics Letters, Volume 63, page 2174, 18 October 1993). This large discrepancy between the two quantum efficiencies is also true to other LEDs. Its origin is due to the light extraction efficiency of most conventional LEDs being limited by the total internal reflection of the generated light in the active region of the LED, which occurs at the semiconductor-air interface. This is due to the large difference in the refractive index between the semiconductor and air.

35

For GaN devices, the critical angle to enable the light generated in the active region to be able to escape is about 23°. Because the light emission from the active region of a LED is directionally isotropic, and the light can only escape from the chip if the angle of incidence to the chip wall (often the front surface of the LED chip) is less than the critical angle, a small fraction of light generated in the active

40

4

region of the LED can escape to the surrounding environment (e.g. air). The escaping light is generally in a cone of light. Figure 1 (not to scale) illustrates this escape cone concept. Therefore, for a conventional LED, the external quantum efficiency is limited to a few percent.

5

It is known that surface texturing can increase the light extraction efficiency significantly (e.g., I. Schnitzer and E. Yablonovitch, C. Caneau, T. J. Gmitter, and A. Schere, *Applied Physics Letters*, Volume 63, page 2174, 18 October 1993), and it has been used in the fabrication of LEDs such as, for example, AlGaInP-based
10 LEDs. In order to increase light-extraction efficiency from LEDs, it is very important that the photons generated within the LEDs experience multiple opportunities to find the escape cone or the surface is so modified that the generated light falls into new escape cones, as shown in the illustration of Figure 2, which is a figure from *Journal of Applied Physics*, Volume 93, page 9383, 2003.

15

It has been suggested to improve the light output of an InGaN-based LED by using a microroughened *p*-GaN surface (i.e. the normal top or front surface), with metal clusters being used as a wet etching mask(*Journal of Applied Physics* 93, page 9383, 2003). The light-output efficiency of an LED structure with a microroughened
20 surface was significantly increased compared to that of a conventional LED structure. For an LED with a *p*-GaN top surface that was microroughened, the angular randomization of photons can be achieved by surface scattering from the microroughened top surface of the LED. Thus, the microroughened surface structure can improve the probability of photons escaping to outside the LED,
25 resulting in an increase in the light output power of the LED.

The technique of surface texturing, however, has only been applied to the front surface of the LED. The technique has difficulties in device fabrication, especially for GaN LEDs, where the layers above the active region are quite thin (about 300
30 nm), and etching of GaN is difficult. To texture the surface, patterns of depths of a few hundred nanometers are often generated by dry etching or wet etching on the surface. This poses considerable risk of possible damage to the active region, and thus may cause a significant deterioration in the performance of the device.

35 **Summary of the Invention**

In accordance with a preferred form there is provided a method for fabrication of a semiconductor device, the semiconductor device having a plurality of epitaxial layers on a substrate, the plurality of epitaxial layers including an active region in
40 which light is able to be generated; the method comprising:

5

- (a) applying at least one first ohmic contact layer to a front surface of the epitaxial layer; the first ohmic contact layer also acting as a reflector;
- (b) removing the substrate from a rear surface of the epitaxial layers; and
- (c) texturing the rear surface.

5

Before the substrate is removed, a seed layer of a thermally conductive metal may be applied to the ohmic contact layer, and a relatively thick layer of the thermally conductive metal may be electroplated on the seed layer. The front surface may be coated with an adhesion layer, or a multiple layer stack, prior to application of

10 the seed layer.

The seed layer may be patterned with photoresist patterns before the electroplating step (b), and the electroplating of the relatively thick layer may be between the photoresist patterns. The photoresist patterns may be of a height in the range 3 to

15 500 micrometers, and may have a thickness in the range 3 to 500 micrometers. The photoresist patterns may have a spacing in the range of 200 to 2,000 microns.

Before removing the substrate annealing may be performed to improve adhesion

20 The seed layer may be electroplated without patterning, patterning being performed subsequently. Patterning may be by photoresist patterning and then wet etching; or by laser beam micro-machining of the relatively thick layer.

The relatively thick layer may be of a height no greater than the photoresist height;

25 or may be of a height greater than the photoresist and is subsequently thinned. Thinning may be by polishing or wet etching.

Step (c), i.e. the texturing of the rear surface, may be by standard patterning methods. For example, it may be by patterning the exposed rear surface and then

30 etching. Etching may be by one or more of: dry etching, wet etching, photochemical etching, laser etching, or other suitable methods. The texturing may also be by photolithography followed by deposition of a layer on the exposed rear surface and then lift-off.

35 As taught by Huh et al(J. Appl. Phys. 93, page 9383, 2003), texturing may also be by depositing a thin metal film on the rear surface, and then rapid thermal annealing of the metal to form a cluster of metal drops which is then used as an etching mask for the surface texturing.

The shape and dimensions of the surface texturing may be varied as required or desired, depending on the design and/or process methods.

5 After removing the substrate, the rear surface may be etched (with or without patterning), and then the rear surface textured.

Alternatively, the surface texturing may be on a layer (or a stack of multiple layers) added to the rear surface after the substrate is removed.

10 After step (c), or between steps (b) and (c), there may be included an extra step of forming a second ohmic contact layer on the rear surface, the second ohmic contact layer being selected from the group consisting of: opaque, transparent, and semi-transparent. The second ohmic contact layer may be one of blank and patterned. Bonding pads may be formed on the second ohmic contact layer.

15

The exposed rear surface may be cleaned and etched before the second ohmic contact layer is deposited. The second ohmic contact layer may not cover the whole area of the rear surface. If the second ohmic contact layer covers large portion of the rear surface, step (c) may be formed directly on the second ohmic
20 contact. In this way the patterned second ohmic contact layer serves as the textured surface.

The substrate may be patterned before the deposition of the epitaxial layers on the substrate. Therefore, after the removal of the substrate, the rear surface is already
25 patterned and thus no subsequent rear surface texturing is required.

It is also possible to pattern or texture the layers below the active region during the deposition of the plurality of epitaxial layers. In this way the patterns are already in the layered structure before the substrate is removed, although the texture is not at
30 the rear surface. Such patterning may improve the extraction efficiency of the LED after the substrate is removed.

After forming the second ohmic contact layer there may be included the testing of the semiconductor devices, and the step of separation into individual devices.

35

The semiconductor devices may be fabricated without one or more selected from the group consisting of: lapping, polishing and dicing.

The first ohmic contact may be on p-type layers of the epitaxial layers; and the second ohmic contact layer may be formed on n-type layers of the expitaxial layers.

5 After step (c), dielectric film(s) may be deposited on the epitaxial layers and openings cut in the dielectric films and second ohmic contact layer, and bond pads deposited on the epitaxial layers. Step (c) may be performed in the deposited dielectric film(s), instead of the rear surface.

10 After step (a), electroplating of a thermally conductive metal on the epitaxial layers may be performed. The thermally conductive metal may be copper, and the epitaxial layers may be multiple GaN-related layers.

15 In a further form there is provided a semiconductor device comprising epitaxial layers, first ohmic contact layers on a front surface of the epitaxial layer and providing a reflective surface, and a second ohmic contact layer on a rear surface of the epitaxial layers; the rear surface being surface textured.

20 A relatively thick layer of a thermally conductive metal may be provided on the first ohmic contact layer, there being a layer on the first ohmic contact layer between the first ohmic contact layer and the relatively thick layer. A seed layer of the thermally conductive metal may be applied to the adhesive layer. The relatively thick layer may be at least 20 micrometers thick. The layer may be an adhesive layer or a stack of multiple layers.

25

The second ohmic contact layer may be a thin layer in the range of from 3 to 500 nanometers; and may be selected from the group consisting of: opaque, transparent, and semi-transparent. The second ohmic layer may include bonding pads.

30

The thermally conductive metal may be copper, and the epitaxial layers may be multiple GaN-related epitaxial layers.

The semiconductor device may be a light emitting device, or a transistor device.

35

The second ohmic contact layer may be blank or patterned.

40

Brief Description of the Drawings

- In order that the invention may be better understood and readily put into practical effect there shall now be described by way of non-limitative example only a preferred embodiment of the present invention, the description being with reference to the accompanying illustrative (and not to scale) drawings in which:
- Figure 1 is a schematic representation of light escaping from a semiconductor device;
- Figure 2 is an illustration of photons generated within the semiconductor device of Figure 1 being given multiple opportunities to find the escape cone;
- Figure 3 is a schematic representation of a semiconductor device at a first stage in the fabrication process;
- Figure 4 is a schematic representation of the semiconductor device of Figure 3 at a second stage in the fabrication process;
- Figure 5 is a schematic representation of the semiconductor device of Figure 3 at a third stage in the fabrication process;
- Figure 6 is a schematic representation of the semiconductor device of Figure 3 at a fourth stage in the fabrication process;
- Figure 7 is a schematic representation of the semiconductor device of Figure 3 at a fifth stage in the fabrication process;
- Figure 8 is a side view of the semiconductor device of Figure 7;
- Figure 9 is an underneath view of a single die produced from the semiconductor device of Figures 7 and 8;
- Figure 10 is a schematic representation of the semiconductor device of Figure 3 at a sixth stage in the fabrication process;
- Figure 11 is a side view of the semiconductor device of Figure 10; and
- Figure 12 is a flow chart of the process.

Detailed Description of the Preferred Embodiment

- For the following description, the reference numbers in brackets refer to the process steps in Figure 12. Figure 12 is illustrative only and does not include all process steps that may be undertaken in a commercial situation, those steps not required for a full understanding of the invention having been deleted for the sake of simplifying the description of the process.

To refer to Figure 3, there is shown the first step in the process – the metallization on the p-type surface of the wafer 10.

The wafer 10 is an epitaxial wafer with a substrate 12 and a stack of multiple epitaxial layers 14 on it. The substrate 12 can be, for example, sapphire, GaAs, InP, Si, and so forth. Henceforth a GaN sample having GaN layer(s) 14 on sapphire substrate 12 will be used as an example. The epitaxial layers 14 (often called epilayers) are a stack of multiple layers, and the lower surface 16 (which is grown first on the substrate) is usually n-type layers and the upper part 18 is often p-type layers. An active region is often sandwiched between 16 and 18, and is often made of quantum wells (QWs) or multiple quantum wells (MQWs) that are often not intentionally doped. A quantum well is usually a stack of at least three layers. For example, for GaN LEDs, the multiple quantum wells are often GaN/InGaN/GaN or AlGaIn/GaN/AlGaIn multiple layers.

On the front surface of GaN layers 14 is an ohmic contact layer 20 having multiple metal layers. The ohmic contact layer 20 also acts as a reflector or mirror at the interface with the epitaxial layers 14. Therefore, light generated in the active region in epitaxial layers 14 is reflected towards the rear surface 16 of epitaxial layers – the rear surface 16 being that which interfaces with substrate 12. To ohmic contact layer 20 is added an adhesion layer 22, and a thin copper seed layer 24 (Figure 4) (step 87) of a thermally conductive metal such as, for example, copper. The thermally conductive metal is preferably also electrically conductive. The stack of adhesion layers may be annealed after formation.

The ohmic layer 20 may be a stack of multiple layers deposited and annealed on the semiconductor surface. It may not be part of the original wafer. For GaN, GaAs, and InP devices, the epitaxial wafer often contains an active region that is sandwiched between n-type and p-type semiconductors. In most cases the top layer is p-type. For silicon devices, epitaxial layers may not be used, but just the wafer.

As shown in Figure 5, using standard photolithography (88), the thin copper seed layer 24 is patterned with relatively thick photoresists 26. The photoresist patterns 26 are preferably of a height in the range of 3 to 500 micrometers, preferably 15 to 500 micrometers; and with a thickness of about 3 to 500 micrometers. They are preferably separated from each other by a spacing in the range of 200 to 2,000 microns, preferably 300 microns, depending on the design of the final chips. The actually pattern depends on device design.

A patterned layer 28 of copper is then electroplated onto layer 24 (90) between photoresists 26 to form a heat sink that forms a part of the new substrate (Figure 6). The copper layer 28 is preferably of a height no greater than that of the

10

photoresists 26 and is therefore of the same or lesser height than the photoresists 26. However, the copper layer 28 may be of a height greater than that of the photoresists 26. In such a case, the copper layer 28 may be subsequently thinned to be of a height no greater than that of the photoresists 26. Thinning may be by
5 polishing or wet etching. The photoresists 26 may or may not be removed after the copper plating. Removal may be by a standard and known method such as, for example, rinsing in the resist stripper solution, or by plasma etching.

Depending on the device design, processing of the epitaxial layers 14 follows using
10 standard processing techniques such as, for example, cleaning (80), lithography (81), etching (82), device isolation (83), passivation, metallization (86), thermal processing (86), and so forth. (Figure 4). The wafer 10 is then annealed (87) to improve adhesion.

15 The epitaxial layer 14 is usually made of n-type layers 16 on the original substrate 12; and p-type layers on the original top surface 18 which is now covered with the ohmic contact layer 20, adhesion layer 22, copper seed layer 24, and the electroplated thick copper layer 28.

20 In Figure 7, the original substrate layer 12 is then removed (91) using, for example, the method of Kelly [M.K. Kelly, O. Ambacher, R. Dimitrov, R. Handschuh, and M. Stutzmann, phys. stat. sol. (a) 159, R3 (1997)]. The substrate may also be removed by polishing or etching. If a sacrificial layer is grown between the substrate and the epitaxial layers, after growth the substrate can be separated from
25 the epitaxial layers with separation being automatic, or by mechanical force.

Known preliminary processes may then be performed. These may be, for example, photolithography (92, 93), dry etching (94) surface texturing of the rear surface 34 (95) and photolithography (96). The surface texturing (95) forms a
30 textured rear surface 34.

Figure 7 is the penultimate step. After the removal of the substrate 12, surface texturing is carried out on the now-exposed rear surface 14 thereby forming the surface patterns 34. The center part 35 of the rear surface is also etched for
35 subsequent deposition of the second ohmic contact 30. The centre area 35 does not have to be etched, if desired or required. Bonding pads 32 are also added to the second ohmic contact 30. The second ohmic contact layer 30 is preferably a thin layer, or a stack of multiple metal layers and may be in the range of 3 to 50 nm thick.

Annealing (98) may follow the deposition of ohmic contact layer 30, or after the deposition of bond pad 32.

5 The chips/dies are then tested (99) by known and standard methods. The chips/dies can then be separated (100) (Figure 11) into individual devices/chips without lapping/polishing the substrate, and without dicing. Packaging follows by standard and known methods.

10 The front surface of the epitaxial layer 14 is preferably in the range of about 0.1 to 2.0 microns, preferably about 0.3 microns, from the active region. For silicon-based semiconductors, the top surface of the semiconductor is preferably in the range 0.1 to 2.0 microns, preferably about 0.3 microns, from the device layer. As the active layer/device layer in this configuration is close to a relatively thick copper pad 28, the rate of heat removal is improved.

15 Additionally or alternatively, the relatively thick layer 28 may be used to provide mechanical support for the chip. It may also be used to provide a path for heat removal from the active region/device layer, and may also be used for electrical connection.

20 The plating step is performed at the wafer level (i.e., before the dicing operation) and may be for several wafers at the one time.

25 The fabrication of GaN laser diodes is similar to the fabrication of GaN LEDs, but more steps may be involved. One difference is that GaN laser diodes require mirror formation during the fabrication. Using sapphire as the substrate compared to the method without sapphire as the substrate, the mirror formation is much more difficult and the quality of the mirror is generally worse.

30 The first ohmic contact layer 20, being metal and relatively smooth, is quite shiny and therefore highly reflective of light. As such the first ohmic contact layer 20, at its junction with the epitaxial layers 14, also is a reflective surface, or mirror, to improve light output. Light output is through textured surface 34.

35 In this way the textured surface 34 is fabricated on the rear surface being the surface to which the sapphire was previously attached, and the reflective layer is fabricated on the front surface of the relatively smooth epitaxial layers. Light emission is through the rear, textured surface 34, and reflection is at the top or front surface. This is the reverse of normal. In this way the original top layer 18
40 may be of a thickness such as that of an ordinary LED, for example, 0.1 μ m, and

the depth of the texturing of surface 34 may be within a wide range such as, for example, from 0.01 μm to 2 μm .

5 If the surface texturing is on the rear surface and is formed after the substrate is removed, the problems of the prior art may be largely avoided, as the total thickness of the layers between the sapphire substrate and the active region often exceeds 3 microns (3000 nm), thus the formation of the surface patterns should not noticeably affect the active region.

10 For the surface texturing to have significant effect on light extraction efficiency, the quality of the reflection mirror is important, as the mirrors increase the opportunities for the light to find the escape cone. If the mirror is placed at the front surface, the substrate is removed, and then surface texturing is done on the newly-exposed rear surface, the reflection of the light is significantly improved, as the distance between
15 the front mirror and the rear surface is relatively low – normally of the order of a few microns. If the substrate is not removed, as in most cases, mirrors are often formed on the back of the substrate, while surface texturing is done on the front surface, the distance between them is thus hundreds of microns. When light travels a large distance between the front and back, there is a high loss of light by absorption.

20

Although reference is made to copper, any other platable material may be used provided it is electrically and/or heat conductive, or provides the mechanical support for the semiconductor device.

25 The texturing of the rear surface may be by standard patterning methods. For example, it may be by patterning the exposed rear surface and then etching. Etching may be by one or more of: dry etching, wet etching, photochemical etching, laser etching, or other suitable methods. The texturing may also be by photolithography followed by deposition of a layer on the exposed rear surface and
30 then lift-off.

As taught by Huh et al(, J. Appl. Phys. 93, page 9383, 2003), texturing may also be by depositing a thin metal film on the rear surface, and then rapid thermal annealing of the metal to form a cluster of metal drops which is then used as an
35 etching mask for the surface texturing. Texturing may be performed on the deposited dielectric film(s), instead of the rear surface.

If the second ohmic contact layer covers large portion of the rear surface, the texturing step may be formed directly on the second ohmic contact. In this way the
40 patterned second ohmic contact layer serves as the textured surface.

The substrate may be patterned before the deposition of the epitaxial layers on the substrate. Therefore, after the removal of the substrate, the rear surface is already patterned and thus no subsequent rear surface texturing is required.

5

It is also possible to pattern or texture the layers below the active region during the deposition of the plurality of epitaxial layers. In this way the patterns are already in the layered structure before the substrate is removed, although the texture is not at the rear surface. Such patterning may improve the extraction efficiency of the LED after the substrate is removed.

10

Whilst there has been described in the foregoing description a preferred form of the present invention, it will be understood by those skilled in the technology that many variations or modifications in design, construction or operation may be made without departing from the present invention.

15

The claims:

1. A method for fabrication of a semiconductor device, the semiconductor device having a plurality of epitaxial layers on a substrate, the plurality of epitaxial layers including an active region in which light is able to be generated; the method comprising:
 - (a) applying at least one first ohmic contact layer to a front surface of the epitaxial layer, the first ohmic contact layer also acting as a reflector;
 - (b) removing the substrate from a rear surface of the epitaxial layers; and
 - (c) texturing the rear surface.
2. A method as claimed in claim 1, wherein before the substrate is removed a relatively thick layer of the thermally conductive metal is electroplated on the reflector layer.
3. A method as claimed in claim 1 or claim 2, wherein before the substrate is removed, a seed layer of a thermally conductive metal is applied to the ohmic contact layer, and a relatively thick layer of the thermally conductive metal is electroplated on the seed layer.
4. A method as claimed in claim 3, wherein the front surface is coated prior to application of the seed layer, the coating being one or more of: an adhesion layer, and a multiple layer stack.
5. A method as claimed in claim 3 or claim 4, wherein a patterned layer is added to the seed layer before the electroplating step, and the electroplating of the relatively thick layer is between the patterns.
6. A method as claimed in claim 5, wherein the patterned layer comprises photoresist patterns.
7. A method as claimed in claim 3 or claim 4, wherein the seed layer is patterned before the electroplating step, and the electroplating of the relatively thick layer is between the patterns.

8. A method as claimed in claim 7, wherein the pattern on the seed layer comprises photoresist patterns.
- 5 9. A method as claimed in any one of claims 5 to 8, wherein the patterns are of a height in the range 3 to 500 micrometers.
- 10 10. A method as claimed in any one of claims 5 to 9, wherein the patterns have a thickness in the range 3 to 500 micrometers.
- 11 11. A method as claimed in any one of claims 5 to 10, wherein the patterns have a spacing in the range of 200 to 2,000 microns.
12. A method as claimed in any one of claims 3 to 6, wherein the seed layer is electroplated without patterning, patterning being performed subsequently.
- 15 13. A method as claimed in claim 12, wherein patterning is by photoresist patterning and then wet etching.
14. A method as claimed in claim 12, wherein patterning is by laser beam micro-machining of the relatively thick layer.
- 20 15. A method as claimed in any one of claims 1 to 14, wherein before removing the substrate annealing is performed to improve adhesion
- 25 16. A method as claimed in any one of claims 2 to 15, wherein the relatively thick layer is of a height no greater than the photoresist height.
17. A method as claimed in any one of claims 2 to 16, wherein the relatively thick layer of thermally conductive metal is electroplated to a height greater than the photoresist and is subsequently thinned.
- 30 18. A method as claimed in claim 17, wherein thinning is by polishing or wet etching.
- 35 19. A method as claimed in any one of claims 1 to 18, wherein the texturing step (c) is by at least one method selected from the group consisting of:
- (a) patterning the rear surface and then etching,

(b) photolithography followed by deposition of a layer on the rear surface and then lift-off, and

(c) by depositing a thin metal film on the rear surface and then rapid thermal annealing of the metal to form a cluster of metal drops that is used as an etching mask for the texturing.

5

20. A method as claimed in claim 19, wherein etching is by one or more of the methods selected from the group consisting of: dry etching, wet etching, photochemical etching, and laser etching.

10

21. A method as claimed in any one of claims 1 to 20, wherein the texturing is of a shape and dimensions able to be varied.

22. A method as claimed in any one of claims 1 to 21, wherein after removing the substrate in step (b), the rear surface is etched and the rear surface is then textured.

15

23. A method as claimed in any one of claims 1 to 23, wherein after the substrate is removed in step (b), at least one layer added to the rear surface and the at least one layer is textured.

20

24. A method as claimed in any one of claims 1 to 23, wherein there is included an extra step of forming a second ohmic contact layer on the rear surface, the second ohmic contact layer being selected from the group consisting of: opaque, transparent, and semi-transparent, the extra step being performed at one of: after step (c), and between steps (b) and (c).

25

25. A method as claimed in claim 24, wherein the second ohmic contact layer is one of blank and patterned.

30

26. A method as claimed in claim 24 or claim 25, wherein bonding pads are formed on the second ohmic contact layer.

27. A method as claimed in any one of claims 2 to 23, wherein after the relatively thick layer is applied, ohmic contact formation and subsequent process steps are carried out, the subsequent process steps including deposition of wire bond pads.

35

28. A method as claimed in any one of claims 24 to 26, wherein the exposed second surface is cleaned and etched before the second ohmic contact layer is deposited.
- 5
29. A method as claimed in any one of claims 24 to 28, wherein the second ohmic contact layer does not cover the whole area of the rear surface.
30. A method as claimed in any one of claims 24 to 28, wherein if the second ohmic contact layer covers large portion of the rear surface, step (c) is performed directly on the second ohmic contact layer and the second ohmic contact layer is the textured surface.
- 10
31. A method as claimed in any one of claims 24 to 30, wherein there is included the step of separation into individual devices.
- 15
32. A method as claimed in any one of claims 1 to 31, wherein the semiconductor devices are fabricated without one or more selected from the group consisting of: lapping, polishing and dicing.
- 20
33. A method as claimed in any one of claims 1 to 32, wherein the at least one first ohmic contact layer is on p-type layers of the epitaxial layers.
34. A method as claimed in any claim 31, wherein the second ohmic contact layer is formed on n-type layers of the expitaxial layers.
- 25
35. A method as claimed in any one of claims 1 to 23, wherein after step (c), dielectric films are deposited on the epitaxial layers and openings are cut in the dielectric films and second ohmic contact layer, and bond pads deposited on the epitaxial layers.
- 30
36. A method as claimed in any one of claims 1 to 23, wherein after step (c), electroplating of a thermally conductive metal on the epitaxial layers is performed.
- 35

37. A method as claimed in any one of claims 33 to 36, wherein the thermally conductive metal comprises copper and the epitaxial layers comprise multiple GaN-related layers.
- 5 38. A method as claimed in 35, wherein step (c) is performed in the deposited dielectric film(s) instead of the rear surface.
39. A method for fabrication of a semiconductor device, the semiconductor device having a plurality of epitaxial layers on a substrate, the plurality of epitaxial layers including an active region in which light is able to be generated; the method comprising:
- 10 (a) patterning the substrate prior to the deposition of the plurality of epitaxial layers on the substrate;
- (b) applying at least one first ohmic contact layer to a front surface of the plurality of epitaxial layers, the first ohmic contact layer also acting as a reflector; and
- 15 (c) removing the substrate from a rear surface of the epitaxial layers such that after the removal of the substrate, the rear surface is already patterned.
- 20 40. A method as claimed in claim 39, wherein after removal of the substrate no subsequent rear surface texturing is required.
41. A method for fabrication of a semiconductor device, the semiconductor device having a plurality of epitaxial layers on a substrate, the plurality of epitaxial layers including an active region in which light is able to be generated; the method comprising:
- 25 (a) patterning the plurality of epitaxial layers below the active region during the deposition of the plurality of epitaxial layers;
- (b) applying at least one first ohmic contact layer to a front surface of the plurality of epitaxial layers, the first ohmic contact layer also acting as a reflector; and
- 30 (c) removing the substrate.
42. A method for fabrication of a semiconductor device, the semiconductor device having a plurality of epitaxial layers on a substrate, the plurality of
- 35

epitaxial layers including an active region in which light is able to be generated; the method comprising:

- 5 (a) applying at least one first ohmic contact layer to a front surface of the epitaxial layer, the first ohmic contact layer also acting as a reflector;
- (b) removing the substrate from a rear surface of the epitaxial layers;
- (c) depositing dielectric films on the epitaxial layers; and
- 10 (d) texturing the dielectric films.

10

43. A semiconductor device comprising epitaxial layers, first ohmic contact layers on a front surface of the epitaxial layers and providing a reflective surface, and a second ohmic contact layer on a rear surface of the epitaxial layers; the rear surface being surface textured.

15

44. A semiconductor device as claimed in claim 43, further comprising a relatively thick layer of a thermally conductive metal on the first ohmic contact layer, there being an adhesive layer on the first ohmic contact layer between the first ohmic contact layer and the relatively thick layer.

20

45. A semiconductor device as claimed in claim 44, wherein there is a seed layer of the thermally conductive metal applied to the adhesive layer.

25 46. A semiconductor device as claimed in any one of claims 43 to 45, wherein the relatively thick layer is at least 20 micrometers thick.

47. A semiconductor device as claimed in any one of claims 43 to 46, wherein the second ohmic contact layer is a thin layer in the range of from 3 to 500 nanometers.


30

48. A semiconductor device as claimed in any one of claims 43 to 47, wherein the second ohmic contact layer is selected from the group consisting of: opaque, transparent, and semi-transparent.

35 49. A semiconductor device as claimed in any one of claims 43 to 48, wherein the second ohmic layer includes bonding pads.

50. A semiconductor device as claimed in any one of claims 43 to 49, wherein the thermally conductive metal is copper and the epitaxial layers comprise multiple GaN-related epitaxial layers.
- 5 51. A semiconductor device as claimed in any one of claims 43 to 50, wherein the semiconductor device is selected from the group consisting of: a light emitting device, and a transistor device.
- 10 52. A semiconductor device as claimed in any one of claims 43 to 51, wherein the second ohmic contact layer is selected from the group consisting of: blank, and patterned.
- 15 53. A semiconductor device fabricated by the method of any one of claims 1 to 42.

1/7

Figure 1




Figure 2




Figure 3




Figure 4

4/7




Figure 5




Figure 6




Figure 7




Figure 8




Figure 9




Figure 10




Figure 11

7/7




Figure 12

INTERNATIONAL SEARCH REPORT

International application No.
PCT/SG2005/000061

A. CLASSIFICATION OF SUBJECT MATTER Int. Cl. ⁷ : H01L 33/00 According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) DWPI and JAPIO: LED, light emitting diode, H01L 33/-, reflect, layer, film, contact, electrode, ohmic, reflect, conduct, metal, epilayer, epitaxial, roughen, remove, texture		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	WO 2001/047039 A (LUMILEDS LIGHTING US LLC) 28 June 2001	
A	US 6 627 921 B (WONG et al) 30 September 2003	
E,A	US 6 821 804 B (THIBEAULT et al) 23 November 2004	
E,A	WO 2004/102686 A (CREE INC) 25 November 2004	
A	Patent Abstracts of Japan, JP 2001-168387 A (TOYODA GOSEI CO LTD) 22 June 2001	
<input type="checkbox"/> Further documents are listed in the continuation of Box C <input checked="" type="checkbox"/> See patent family annex		
* Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier application or patent but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family	
Date of the actual completion of the international search 9 May 2005		Date of mailing of the international search report 12 MAY 2005
Name and mailing address of the ISA/AU AUSTRALIAN PATENT OFFICE, PO BOX 200, WODEN ACT 2606, AUSTRALIA E-mail address: pct@ipaaustralia.gov.au Facsimile No. (02) 6285 3929		Authorized officer S. T. PRING Telephone No : (02) 6283 2210

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/SG2005/000061

This Annex lists the known "A" publication level patent family members relating to the patent documents cited in the above-mentioned international search report. The Australian Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

Patent Document Cited in Search Report				Patent Family Member			
WO	2001/47039	AU	27389/01	DE	102 13 701	EP	1 161 772
		JP	2001-237458	JP	2002-335014	US	6 514 782
		US	6 573 537				
US	6 627 921	JP	2002076523	US	6 562 648	US	2003122141
US	6 821 804	AU	17905/01	AU	41391/01	CA	2 393 007
		CA	2393081	CN	1402880	CN	1423842
		EP	1 234 334	EP	1 234 344	US	6 410 942
		US	6 657 236	US	2004041164	WO	2001/41219
		WO	2001/41225				
WO	2004/102686	US	2005029533				
JP	2001-168387	JP	2001-168386	US	6 531 719	US	6 623 998
		US	2001050376	US	2003085411		
Due to data integration issues this family listing may not include 10 digit Australian applications filed since May 2001.							
END OF ANNEX							